Contact

Circuit Board Design & Schematic Capture

Altium Tool Flow

Altium 365 integration
On-prem CUI/ITAR compliant workflows
SolidWorks electrical integration
Customer, third-party, or in-house support
Schematic symbols and layout footprint libraries

Low-noise Precision Analog

Analog front ends for low-speed sensor systems
Analog front ends for high-speed acquisition systems
RF analog front ends (AFEs)
Power-sensitive and battery-operated analog design

Backplanes

OpenVPX
Custom/proprietary designs

RF Circuit Design

Wireless communications (Wi-Fi, LTE, Bluetooth)
Navigation (GPS, GNSS)

Power Electronics

High-voltage
Thermal management
Renewable energy
Advanced energy systems (battery management systems)

Embedded Systems

Low-power
High-efficiency
IoT (sensor integration)

Mixed-signal

Analog to digital converters (ADC)
Digital to analog converters (DAC)

Digital signal processing:

Digital signal processors (DSPs)
Graphics processing units (GPUs)
System on chip (SoCs)
System on module (SoM)
Field programmable gate arrays (FPGAs), DSP

High-speed Digital

FPGA and high-speed serial
Signal integrity (transmission line effects, cross-talk)
Timing and synchronization (skew, jitter, architecture)
Power integrity
10G, 40G, and 100G ethernet
Gen 1, Gen 2, Gen 3, Gen 4 PCIe designs
DDR2, DDR3, DDR4 single and multi-chip configurations up to 2660 MHz
Point-to-point CML high-speed transceivers (such as GT-based AMD/Xilinx Aurora implementations)
SFP+, QSFP+ copper and fiber transceiver designs

Safety-critical Design/Functional Safety

Automotive, military, medical, industrial, rail, consumer
DFMEA